• The factors which will be encountered are descried and modules include anti-aliasing filter, clock circuit, band gap voltage reference, sc integrator, latched comparator and DAC are designed.

    最后在考虑实际因素的基础上,依次设计了时钟产生电路、前置滤波器基准源、开关电容积分器、锁存比较器DAC等子模块电路做了仿真。

    youdao

  • The factors which will be encountered are descried and modules include anti-aliasing filter, clock circuit, band gap voltage reference, sc integrator, latched comparator and DAC are designed.

    最后在考虑实际因素的基础上,依次设计了时钟产生电路、前置滤波器基准源、开关电容积分器、锁存比较器DAC等子模块电路做了仿真。

    youdao

$firstVoiceSent
- 来自原声例句
小调查
请问您想要如何调整此模块?

感谢您的反馈,我们会尽快进行适当修改!
进来说说原因吧 确定
小调查
请问您想要如何调整此模块?

感谢您的反馈,我们会尽快进行适当修改!
进来说说原因吧 确定