近年来因深次微米制程技术(Deep Sub-micron Technology)的进步，及系统芯片(System-On-a-Chip, "SOC")设计已蔚为潮流下，思源科技除持续提供整合性的SOC侦错作业环境给IC设计业者以提高...
基于12个网页-相关网页
very deep sub-micron cmos technology 深亚微米cmos工艺
A new method for layout design based on region constraints was presented to resolve the timing closure problem of physical design in deep sub-micron technology.
针对深亚微米工艺下版图设计中存在的时序收敛问题，提出了一种区域约束的版图设计方法。
In deep sub - micron technology, the mount of the static power catches up with the dynamic power gradually and the standby power is becoming an important factor in low power design.
进入深亚微米工艺后，静态功耗开始和动态功耗相抗衡，已成为低功耗设计一个不可忽视的因素。
A static verification methodology for circuit design-flow of ASIC's based on very deep sub-micron CMOS technology is described in the paper.
介绍了基于深亚微米cmos工艺asic电路设计流程中的静态验证方法。
应用推荐