... gate level logic simulation 门级逻辑模拟 gate-level logic simulation 门级逻辑模拟 hierarchical logic high level 分级逻辑高电平 ...
基于1个网页-相关网页
gate level logic simulation [计] 门级逻辑模拟 ; 闸位准逻辑仿真
gate footstep level logic simulation 门级逻辑模拟
·2,447,543篇论文数据，部分数据来源于NoteExpress
The LOP circuit module is described in gate level with VHDL, which has passed the logic simulation and verification. It is applied to the design of floating-point adder.
LOP电路设计采用VHDL语言门级描述，已通过逻辑仿真验证，并在浮点加法器的设计中得到应用。
youdao
应用推荐
模块上移
模块下移
不移动