A modulator reduces the quantization error of the frequency divider.
调制器减少该分频器的量化误差。
This paper describes a noise analysis method for a phase switching frequency divider.
介绍了一种相位开关型分频器电路的噪声分析方法。
Experiment of fourfold frequency divider proved the feasibility and validity of the method.
四倍分频器电路演化实验结果验证了该方法的可行性与有效性。
The logic and circuit design of a very high speed ECL programmable frequency divider is described.
介绍一种ECL高速程控分频器的逻辑设计、电路设计及研制结果。
Finally, a brief introduction to the applications of the very high speed frequency divider is given.
最后简单介绍了超高速分频器的应用情况。
This paper gives out a design of the equal duty ratio arbitrary integer frequency divider based on FPGA.
给出了一种基于FPGA的等占空比任意整数分频电路的设计方法。
Project 1 will be focused on the design and SPICE simulation of a high speed frequency divider for phase-locked loop applications.
专题1主要是讨论用于相锁迴路应用的高速分频器设计和SPICE模拟。
A novel edge-triggered D-flip-flop based on a resonant tunneling diode (RTD) is proposed and used to construct a binary frequency divider.
提出了一种基于共振隧穿二极管的新型边沿触发d触发器并将之用于构成二进制分频器。
Through analyzing its work principle, we find the method to raise the speed: use a novel CMOS dynamic D flip-flop and an improved synchronous frequency divider.
分析了双模前置分频器的工作原理，提出了提高其工作速度的方法，包括给出一种新型高速CMOS动态D触发器的设计以及同步分频器的改进。
The generator is composed of input shaping circuit, frequency divider circuit, numeric switch phrase shifter circuit, delay second formation circuit, local second formation circuit and so on.
该产生器由输入整形、分频器、数字开关移相器、延迟秒形成、本地秒形成等电路组成。
A high frequency low power divide-by-2 Injection-Locked Frequency Divider is presented.
设计了一个高频低功耗的注入锁定二分频器。
A frequency low power divide - by - 2 Injection - Locked frequency Divider (ILFD) is presented.
设计了一个高频低功耗的注入锁定二分频器。
A frequency low power divide - by - 2 Injection - Locked frequency Divider (ILFD) is presented.
设计了一个高频低功耗的注入锁定二分频器。
应用推荐