A method and system for verifying performance of an array by simulating operation of edge cells in a full array model reduces the computation time required for complete design verification.
一种用于通过仿真全阵列模型中的边缘单元的操作来检验阵列性能的方法和系统，其减少了用于完整的设计检验所需的计算时间。
A method and system for verifying performance of an array by simulating operation of edge cells in a full array model reduces the computation time required for complete design verification.
一种用于通过仿真全阵列模型中的边缘单元的操作来检验阵列性能的方法和系统，其减少了用于完整的设计检验所需的计算时间。
应用推荐