We study the split transaction pipelining technology in detail, and apply it to the implementation of system bus component in X processor.

A host controller transfers data over a bus communication system, under the control of a processor, in individual transactions.

Completion stealing is a problem difficult to deal with in protocol communication between CPU and PCI bus.