The design netlist conversion and approaches to optimizing the netlist are presented.

In theory, a logic synthesis tool guarantees that the first netlist is logically equivalent to the RTL source code.

The approach can be easily incorporated into existing RTL to gate equivalence checking frameworks and increase the robustness of equivalence checking for arithmetic circuits.