While DOT officials emphasize the agency's sensitivity to local interests when plotting bike-share locations, some in Williamsburg see a double-standard that runs contrary to the spirit of the new system.
But so will the addition of one megabyte of level 3 cache, as well as the Double Data Rate SDRAM memory with a 133-MHz system cache standard on all models.