The digital realization of monostable circuit and extraction of bit-synchronous signal with digital phase lock loop are also introduced in detail.
对于其中的单稳态电路的数字化和数字锁相环提取位同步信号也进行了详细的设计说明。
In the new scheme proposed, the phase lock loop is avoided and the digital logical circuit is used.
该方案利用信号自身的特性，采用数字逻辑设计，有效避免了性能不高的锁相环的使用。
This paper discusses the influence of mixer on the phase lock-loop (PLL) circuit of a local oscillator. In mixer, local signal is produced by the PLL circuit.
本文讨论了采用锁相环路作为本振信号的混频器对本振锁相环路的影响。
应用推荐